

**Q.1(a) Explain Resolution, Accuracy and settling time w.r.t. DAC. 05**

**Ans.: Resolution :**

It is described as the smallest possible change in the analog output voltage. Its value depends upon the no. of bits in the digital input applied to DAC. Higher the number of bits, higher is the resolution.

**Accuracy :** It indicates how close the analog output voltage is to its theoretical value. It indicates deviation of actual output from its theoretical value.

**Settling Time :** The time required to settle the analog output within 1/2 LSB of the final value, after the change in digital input is called as settling time.


**Q.1(b) Compare Voltage regulators with IC78XX and IC723. 05**

**Ans.:**

|    | IC78XX   | IC723  |
|----|--|--|
| 1. | Fixed positive voltage regulator series.   | It is variable voltage regulator   |
| 2. | It is a 3 pin IC.  | It is a 14 pin IC.   |
| 3. | The voltages available in series are 5, 6, 8, 12, 15, 18 & 24 volts.   | Output voltage can be adjusted between 2 to 37 volts.  |
| 4. | Maximum output current is 1 mA   | Maximum load current is 150 mA.  |
| 5. | Pin Connections<br><div style="border: 1px solid black; width: 100px; height: 60px; margin: 10px auto;"></div> | Pin Connections<br><div style="border: 1px solid black; width: 100px; height: 60px; margin: 10px auto;"></div> |

**Q.1(c) Describe the basic block diagram of Phase Locked Loop (PLL). 05**

**Ans.:**



Basic Block Diagram of PLL

**Operation of a PLL :**

- Phase Detector/Comparator :** The two inputs to a phase detector or comparator are the input voltage  $v_i$  at frequency  $f_i$  and the feedback voltage from a voltage controlled oscillator ( $V_{CO}$ ) at a frequency  $f_o$ . The phase detector compares these two signals and produces a dc voltage  $V_c$  which is proportional to the phase difference between  $f_i$  and  $f_o$ . The output voltage  $V_c$  of

the phase detector is called as “error” voltage. This error voltage is then applied to Low pass filter.

2. **Low Pass Filter** : The low pass filter removes the high frequency noise present in the phase detector output and produces a ripple free dc level. This dc level is amplified to an adequate level and applied to the voltage controlled oscillator. The dc amplifier output voltage is called as control voltage  $V_c$ .
3. **Voltage Controlled oscillator ( $V_{CO}$ )** : The control voltage  $V_c$  is applied at the input of  $V_{CO}$ . The output frequency of  $V_{CO}$  is directly proportional to the dc control voltage  $V_c$ . The  $V_{CO}$  frequency “ $f_o$ ” is compared with the input frequency “ $f_i$ ” by the phase detector and it ( $V_{CO}$  frequency) is adjusted continuously until it is equal to the input frequency “ $f_i$ ” i.e.  $f_o = f_i$ .

**Q.1(d) Define input Offset voltage, Output Offset voltage, Input bias current and input offset current for Op–amps. 05**

**Ans.:** **Input Offset voltage** : It is voltage that must be applied between the two input terminals of op–amp to null the output. For IC 741 it is 6 mV.



**Output offset voltage** : In op–amp when the input is zero, the output is also expected to be zero. However because of the effect of the input offset voltage and current, the output is significantly larger. This is called output offset voltage  $V = V_{OOT}$

**Input Bias current** : It is the average of the base currents entering into the terminals of op–amps. For IC 741 it is 500 mA.

**Input offset current** : The algebraic difference between the base current flowing through terminals of op-amp for IC741 it is 200 mA.

**Q.1(e) Compare Zero Crossing Detector with Schmitt Trigger. 05**

**Ans.:**

|      | Zero Crossing Detector  | Schmitt Trigger  |
|------|---|--|
| i)   |                            |                |
| ii)  | It has only one reference voltage   | It has two reference voltages [ $V_{UTP}$ and $V_{LTP}$ ]  |
| iii) | The input voltage is applied to inverting terminal and fixed voltage to non-inverting terminal or vice versa. | The input voltage is applied to inverting terminal and feedback voltage to the non-inverting input |
| iv)  | It is open loop system  | It is closed loop system   |

|      |  |  |
|------|--|--|
| v)   | It doesn't exhibits hysteresis                 | Schmitt Trigger exhibits hysteresis characteristics  |
| vi)  | It is used as level detector or phase detector | It is used as a wave shaping circuit, level detector, pulse height discriminator. Its main use to convert any kind of wave into square wave. |
| vii) | In this transition occurs at only one level    | In this transition occurs at two level.  |

**Q.2(a) Derive the Output Voltage ( $V_o$ ) expression of Op-amp three input Averaging Circuit. 10**

Ans.:




Fig.: Three input averaging amplifier.

According to virtual ground concept [ $V_{GC}$ ]  
 $V_A$  is grounded  $\therefore V_B$  is also grounded.  
 According to NIBCC

$$I_{B1} = I_{B2} = 0$$

$$\therefore I = [I_1 + I_2 + I_3]$$

$$\therefore \frac{-V_o}{R_F} = \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3}$$

$$\therefore \frac{V_o}{R_F} = - \left[ \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right]$$


$$\therefore V_o = - \left[ \frac{R_F}{R_1} V_1 + \frac{R_F}{R_2} V_2 + \frac{R_F}{R_3} V_3 \right] \quad \dots(1)$$

For averaging amplifier, If  $R_1 = R_2 = R_3 = R$  and  $R_F/R = 1/3$  then equation (1) becomes

$$\therefore V_o = - \left[ \frac{(V_1 + V_2 + V_3)}{3} \right]$$

**Q.2(b) Give Complete Analysis of Inverting Amplifier Op-amp circuit. Hence design it 10**  
 for Voltage gain of 10.

Ans.:



(1) Voltage gain [ $A_F$ ]

Since  $I_b = 0 \quad \therefore I_1 = I_2$

$$\therefore \frac{V_{in} - V_2}{R_1} = \frac{V_2 - V_o}{R_F} \quad \{ \because V_{id} = V_1 - V_2 = -V_2 \text{ (because } V_1 = 0) \}$$

$$A = \frac{V_o}{V_{id}} = \frac{V_o}{-V_2} \quad \therefore V_2 = \frac{V_o}{A}$$

$$\therefore \frac{V_{in}}{R_1} + \frac{V_o}{AR_1} = -\frac{V_o}{R_F} - \frac{V_o}{AR_F}$$

$$\therefore \frac{V_{in}}{R_1} = -V_o \left[ \frac{1}{AR_1} + \frac{1}{R_F} + \frac{1}{AR_F} \right]$$

$$\therefore = -V_o \left[ \frac{R_F + AR_1 + R_1}{AR_1 R_F} \right]$$

$$\therefore \frac{V_o}{V_i} = -\frac{1}{R_1} \cdot \frac{AR_1 R_F}{R_F + AR_1 + R_1}$$

$$\therefore A_F = \frac{-AR_F}{R_F + AR_1 + R_1} \Rightarrow \text{exact gain}$$

Normally,  $AR_1 \gg R_1 + R_F$

$$\therefore A_F = \frac{-AR_F}{AR_1} = -\frac{R_F}{R_1}$$

### (2) Input Resistance [ $R_{IF}$ ]

Millerising resistance  $R_F$

$$R_{mi} = \frac{R_F}{1+A}$$

$$\& R_{mo} = R_F \frac{A}{1+A}$$


From the diagram,

$$R_{IF} = R_1 + [R_{mi} \parallel R_i]$$

$$\therefore R_{mi} = \frac{R_F}{1+A} \text{ and } A \text{ is very high}$$

$$\therefore R_{mi} \cong 0$$

$$\therefore R_{IF} = R_1$$



### (3) Output Resistance [ $R_{OF}$ ]

$$I_B \cong 0 \quad \therefore I_o = I_A$$

Applying KVL to figure (2)

$$V_o - I_o R_o - AV_{id} = 0$$

$$\therefore I_o = \frac{V_o - AV_{id}}{R_o}$$

$$= \frac{V_o - A(V_1 - V_2)}{R_o}$$




Fig.(1)

$$I_o = \frac{V_o + AV_2}{R_o} = \frac{V_o + AV_E}{R_o} = \frac{V_o + A\beta V_o}{R_o}$$

$$\therefore \frac{I_o}{V_o} = \frac{1 + A\beta}{R_o}$$

$$\therefore R_{oF} = \frac{V_o}{I_o} = \frac{R_o}{1 + A\beta}$$




Fig.(2)

**For Voltage Gain of 10**


Select IC741 op-amp working at  $V_{CC} = \pm 15V$  and  $\pm V_{sat} = \pm 12V$ ,  
 $A = 10$ (given)

We know that,  $|A| = \left| \frac{-R_F}{R_1} \right| \Rightarrow 10 = \frac{-R_F}{R_1}$

$\therefore R_F = 10 R_1$

Let  $R_1 = 1 \text{ k}\Omega$

$\therefore R_F = 10 \text{ k}\Omega$



**Q.3(a) Design Schmitt trigger to achieve UTP = 2 V and LTP = -2 V**

10

Ans.: Given : UTP = 2 V, LTP = -2 V

$$UTP = \frac{R_1}{R_1 + R_2} \times V_{sat}^+$$

$$LTP = \frac{R_1}{R_1 + R_2} \times V_{sat}^-$$

Select IC741 op-amp working at dual power supply of  $\pm 15 \text{ V}$  and saturation voltage of  $\pm 14 \text{ volts}$ .


$$UTP = \frac{R_1}{R_1 + R_2} \times V_{sat}^+$$

$$\therefore 2V = \frac{R_1}{R_1 + R_2} \times 14$$

Assume  $R_1 = 10 \text{ k}\Omega$

$\therefore R_2 = 60 \text{ k}\Omega$


Select  $R_2 = 62 \text{ k}\Omega$





Schmitt Trigger

**Q.3(b) Draw neat diagram of Instrumentation Amplifier using Op-amp and hence derive the equation of output voltage. 10**

**Ans.:**



- 1<sup>st</sup> stage is composed two op-amps A<sub>1</sub> and A<sub>2</sub>, while the 2<sup>nd</sup> is formed by op-amp A<sub>3</sub>. Therefore to find overall gain A<sub>0</sub> of the amplifiers, voltage gain of each stage should be determined.
- The 1<sup>st</sup> stage can be viewed as two separate differential amplifiers as shown in the figure (a) and (b) below.



$$\therefore V_z = \left[ 1 + \frac{R_4}{R_4 + R_5} \right] V_x - \left[ \frac{R_4}{R_4 + R_5} \right] V_t$$

$$\therefore V_z = \left[ \frac{2R_4 + R_5}{R_4 + R_5} \right] V_x - \left[ \frac{R_4}{R_4 + R_5} \right] V_t \quad \dots(1)$$

$$\text{And } V_t = \left[ 1 + \frac{R_4}{R_4 + R_5} \right] V_y - \left[ \frac{R_4}{R_4 + R_5} \right] V_z$$

$$\therefore V_t = \left[ \frac{2R_4 + R_5}{R_4 + R_5} \right] V_y - \left[ \frac{R_4}{R_4 + R_5} \right] V_z \quad \dots(2)$$

The output of 1<sup>st</sup> stage is ,

$$V_{zt} = V_z - V_t$$

$$V_{zt} = \left[ \frac{2R_4 + R_5}{R_4 + R_5} \right] (V_x - V_y) + \left[ \frac{R_4}{R_4 + R_5} \right] (V_x - V_t)$$

$$V_{zt} \times \left[ \frac{1 - R_4}{R_4 + R_5} \right] = \left[ \frac{2R_4 + R_5}{R_4 + R_5} \right] (V_{xy})$$

$$V_{zt} \left[ \frac{R_5}{R_4 + R_5} \right] = \left[ \frac{2R_4 + R_5}{R_4 + R_5} \right] V_{xy}$$

$$\frac{V_{zt}}{V_{xy}} = \left[ \frac{2R_4 + R_5}{R_5} \right]$$

Gain of 2<sup>nd</sup> stage is  $\frac{V_o}{V_{zt}} = \frac{-R_F}{R_1}$


$$\therefore \text{Overall gain} = \frac{V_{zt}}{V_{xy}} \times \frac{V_o}{V_{zt}} = \left[ \frac{2R_4 + R_5}{R_5} \right] \left[ \frac{-R_F}{R_1} \right]$$

$$\therefore \frac{V_o}{V_{xy}} = \left[ \frac{-R_F}{R_1} \right] \left[ \frac{2R_4 + R_5}{R_5} \right]$$


**Q.4(a) Explain the working of R/2R Ladder D/A converter**

**10**

**Ans.:**



**Fig.(a) : D/A Converter with R/2R resistor**



**Fig.(b):** Equivalent circuit when  $b_3$  is high and  $b_0, b_1$  &  $b_2$  are low.

- The figure above shows a D/A converter with R and 2R resistors.
- The binary inputs are simulated by switches  $b_0$  through  $b_3$  and the output is proportional to the binary inputs.
- Binary inputs can be either the high (+5 V) or low (0 V).
- Assume the most significant bit (MSB)  $b_3$  is connected to +5 V and other switches are connected to ground.
- Thevenizing the circuit to the left of the switch  $b_3$  Thevenin's equivalent resistance  $R_{TH}$  is,

$$R_{TH} = \{ \{ (2R \parallel 2R + R) \parallel 2R \} + R \} \parallel 2R + R$$

$$= 2R = 20 \text{ k}\Omega$$

- The resultant circuit is shown in figure (b). In this figure, (-) input is a virtual ground ( $V_2 \cong 0$ ),  $\therefore$  current through  $R_{TH}$  is zero. However current through 2R connected to +5 V is  $\frac{5}{20} = 0.25 \text{ mA}$
- The same current flows through  $R_f$  and in turn produces output voltage

$$V_o = -(20 \text{ k})/0.25 \text{ mA}$$

$$V_o = -5 \text{ V}$$

- Using the same analysis, the output voltage corresponding to all possible combinations of binary inputs can be calculated.
- The maximum or full scale output of  $-9.375 \text{ V}$  is obtained when all the inputs are high.
- The output voltage equation can be written as,

$$V_o = -R_f \left[ \frac{b_3}{2R} + \frac{b_2}{4R} + \frac{b_1}{8R} + \frac{b_0}{16R} \right]$$

- The great advantage of DAC is that it requires two set of precision values.
- The following graph is output versus input.




Fig.(c) : Output Versus Input



**Q.4(b) Design a 2<sup>nd</sup> order KRC filter (LPF) for cut off frequency of  $f_0 = 10\text{KHz}$  with quality factor Q of 5. 10**

Ans.:

Given  $f_0 = 10\text{ kHz}$ ,  $Q = 5$   
 Design, Let  $R_2 = R_3 = R$ ,  $C_2 = C_3 = C$   
 Assume  $C = 0.01\ \mu\text{F}$

For the KRC filter  $f_0 = \frac{1}{2\pi RC}$

$$\therefore R = \frac{1}{2\pi f_0 C} = \frac{1}{2\pi \times 10 \times 10^3 \times 0.01 \times 10^{-6}}$$

$$\therefore R = 1.59\text{ k}\Omega$$

Select  $R = 1.5\text{ k}\Omega$ , 1/4 watt

Also,  $R_F = (k - 1)R_1$  ... (1)

$$K = 3 - \frac{1}{Q} = 3 - \frac{1}{5}$$

$$\therefore K = 2.8$$
 ... (2)

From (1) and (2)

$$R_F = (2.8 - 1)R_1$$

Assume  $R_1 = 10\text{ k}\Omega$

$$\therefore R_F = 18\text{ k}\Omega$$

Designed circuit will have following components

$$R_1 = 10\text{ k}\Omega, R_2 = R_3 = 1.5\text{ k}\Omega, C_2 = C_3 = 0.01\ \mu\text{F}, R_F = 18\text{ k}\Omega$$

Use op-amp IC 741 working on  $\pm 15\text{ V}$  d.c. power supply.




Fig.: Second order KRC filter

**Q.5(a) Explain Astable Multivibrator using Op-amp. 10**

Ans.:




Fig.(a) : Square wave generator




Fig.(b) : Waveform of output voltage and capacitor voltage  $V_2$

- Assume that the voltage across capacitor C is zero volts at the instant the dc supply voltage  $+V_{CC}$  and  $-V_{EE}$  are applied.
- This means that the voltage at the inverting terminal is zero initially at the same time, voltage  $V_1$  at the non-inverting of a very small finite value that is a function of output offset voltage  $V_{OOT}$  and the value of resistors  $R_1$  and  $R_2$ .
- Thus the differential input voltage  $V_{id}$  is equal to the voltage  $V_1$  at the non-inverting terminal. Although very small voltage  $V_1$  will start to drive op-amp into saturation.
- Suppose that the output offset voltage  $V_{OOT}$  is positive and that therefore voltage  $V_1$  is also positive and that therefore voltage  $V_1$  is also positive. Since initially the capacitor C acts as short circuit the gain of op-amp is very large (A); hence  $V_1$  drives the output of op-amp at  $+V_{sat}$  (positive saturation).
- With the output voltage of op-amp at  $+V_{sat}$ , the capacitor C starts charging towards  $+V_{sat}$  through resistor R.
- However as soon as voltage  $V_2$  across capacitor C is slightly more positive than  $V_1$ , the output of op-amp is forced to negative saturation  $-V_{sat}$ , the voltage  $V_1$  across  $R_1$  is also negative.

$$V_1 = \frac{R_1}{R_1 + R_2} (-V_{sat})$$

- Thus the net differential voltage  $V_{id} = V_1 - V_2$  is negative, which holds the output of op-amp in negative saturation.
- The output remains in negative saturation until the capacitor C discharges and then recharges to a negative voltage slightly higher than  $-V_1$ .
- Now as soon as capacitor voltage  $V_2$  becomes negative than  $-V_1$ , the net differential voltage  $V_{id}$  becomes positive and hence drives the output of op-amp back to its positive saturation  $+V_{sat}$ . This completes one cycle.
- With output at  $+V_{sat}$ , voltage  $V_1$  at non-inverting input is

$$V_1 = \frac{R_1}{R_1 + R_2} (+V_{sat})$$

- The time period T of the output waveform is given by,

$$T = 2RC \ln \left[ \frac{2R_1 + R_2}{R_2} \right]$$

$$\text{or } f_o = \frac{1}{2RC \ln \left[ (2R_1 + R_2) / R_2 \right]}$$


- This indicates that the frequency of the output  $f_o$  is not only a function of the RC time constant but also relationship between  $R_1$  and  $R_2$ .

For e.g.  $R_2 = 1.16 R_1$

$$\therefore \text{ Above equation becomes } f_o = \frac{1}{2RC}$$

**Q.5(b) Design a positive Voltage regulator to generate  $V_0 = +5$  Volts and  $I_0 = 50$  mA by using IC LM723. Draw neat diagram of the designed circuit. 10**

**Ans.:** A low voltage and a low current regulator is capable of supplying a load voltage of +5 V and a load current of 50 mA.



given  $V_0 = 5V$

$I_0 = 50$  mA

Design (i) calculation of  $I_{sc}$

Let  $I_{sc} = 1.5 \times I_0$

$= 1.5 \times 50$  mA

$I_{sc} = 75$  mA

(ii) Calculation of  $R_{sc}$

$$R_{sc} = \frac{V_{sense}}{I_{sc}}$$

Let  $V_{sense} = 0.6$

$$\therefore R_{sc} = \frac{0.6}{75 \text{ mA}} = 8\Omega$$

Let  $R_{sc} = 10\Omega$  Std

(iii) Calculation of  $R_1$  &  $R_2$

Assume current through  $R_1$  &  $R_2$  to be equal to 1mA, as we want the o/p voltage  $V_0 = 5V$ , voltage at non-inverting terminal i.e. voltage across  $R_2$  should be 5V.

$$\therefore R_2 = \frac{5V}{1mA} = 5k\Omega$$

Select  $R_2 = 5.1$  k  $\Omega$  Std

Voltage across  $R_1$  is  $V_{ref} - V_{R2}$

i.e.  $V_{ref} - V_0 = 7 - 5 = 2$  Volts.

$$\therefore R_1 = \frac{2}{1mA} = 2k\Omega$$

Select  $R_1 = 2.2k\Omega$  std

(iv) To calculate  $R_3$

$$R_3 = R_1 \parallel R_2 = \frac{R_1 \times R_2}{R_1 + R_2} = 1.4 \text{ k}\Omega$$

Select  $R_3 = 1.5\text{k}\Omega$  std

(v) Select  $C_1$  as  $4.7 \mu\text{F}/10\text{V}$ , which is an additional filter Capacitor.


(vi) Therefore the Component Values are,

$R_1 = 2.2\text{k}\Omega$ ,  $R_2 = 5.1\text{k}\Omega$ ,  $R_3 = 1.5\text{k}\Omega$ ,  $R_{sc} = 10\Omega$  &  $C_1 = 4.7 \mu\text{F}/10\text{V}$


**Q.6(a) Write short note on Half Wave Precision Rectifier**

05

Ans.:



- The input Voltage is applied to the non-inverting (+) terminal directly.
- In positive half cycle of input, the op-amp, output at point A is positive & high. This will forward biased the diode. As diode is F.B. it acts as low resistance device & the Ckt acts as a Voltage follower.
- The o/p voltage is positive half cycle is equal to the i/P, voltage.
- Use of high gain op-amp makes it possible to rectify i/P voltages even in the mV range.
- In precision rectifies, the amplitude of i/P v/g required to F.B. diode is  $[0.7/Av]$  instead of 0.7V. Av gain of open loop is in order of  $2 \times 10^5$ .
- ∴ Precision Rectifies can rectify signals with amplitude of mV range.




Input – Output Waveforms Of Precision Rectifier.

**Q.6(b) Write short note on Log – Antilog Amplifier using op–amp.**

**05**

**Ans.: Log Amplifier Using Diode**



The circuit diagram for log amplifier is as shown in the figure above,  
The current through the diode D is given by,

$$I_F = I_s \left[ e^{V_f / \eta V_T} - 1 \right]$$

Where,  $I_F$  = Current through diode

$V_f$  = potential difference across diode

$V_T$  =  $KT$  = Voltage equivalent of temperature

$I_0$  = Reverse current

$n = 1$  for Ge

$= 2$  for Si

$$I_F = I_s e^{V_f / \eta V_T}$$

$$\frac{I_F}{I_s} = e^{V_f / \eta V_T}$$

$$\therefore \ln \frac{I_F}{I_s} = \frac{V_f}{\eta V_T} \quad \{\text{Taking log on both sides}\}$$

$$V_f = \eta V_T [\ln I_F - \ln I_s]$$

$$\therefore V_f = \eta V_T \ln \left[ \frac{I_F}{I_s} \right]$$


We know that,

$$-V_f = V_0 \quad \& \quad I_F = I = \frac{V_s}{R}$$

$$\therefore V_0 = -\eta V_T \left[ \ln \frac{V_s}{R} - \ln I_s \right]$$

Since  $V_0$  is log of  $V_s$ , the circuit is working as log amplifier. Since  $I_s$  &  $V_T$  are temperature dependent  $V_0$  varies with the temperature.

**Antilog Amplifier :**



$$e_2 = e_i \cdot \frac{R_2}{R_1 + R_2}$$

$$e_3 = e_2 - V_f = e_2 - \eta V_T [\ln I_f - \ln I_s] \quad \dots(1)$$

Also  $e_3 = -V_f$  {from A side}

$$e_3 = -\eta V_T [\ln I_2 - \ln I_s] \quad \dots(2)$$

equating (1) & (2) we get,

$$e_2 - \eta V_T [\ln I_f - \ln I_s] = -\eta V_T [\ln I_2 - \ln I_s]$$

$$e_2 = \eta V_T \ln \left[ \frac{I_f}{I_2} \right] - \eta V_T \ln \frac{I_f R_f}{e_0}$$

because  $I_2 = e_0 / R_f$

$$e_i \cdot \frac{R_2}{R_1 + R_2} = \eta V_i \ln \frac{I_f R_f}{e_0}$$

$$\ln \left\{ \frac{e_0}{I_f R_f} \right\} = -e_i \left[ \frac{R_2}{(R_1 + R_2) \eta V_{T,k}} \right]$$

$$e_0 = I_f R_f \ln^{-1} (-e_i \cdot k)$$

$$\therefore e_0 = K_1 \ln^{-1} (-e_i \cdot k)$$

o/p is antilog of  $e_i$ , circuit works as antilog amplifier

**Q.6(c) Write short note on Voltage Controlled Oscillator [V<sub>CO</sub>]**

**05**

**Ans.:** The  $V_{CO}$  generates an o/p frequency that is directly proportional to its input voltage. A commonly available  $V_{CO}$  is in IC form in signetics NE / SE 566.





Fig : Functional Block Diagram Of V<sub>CO</sub> IC566

- The constant current source / sink block is used to charge or discharge the externally connected timing capacitor  $C_T$  linearly.
- The value of charging & discharging current is dependent on the voltage  $V_c$  applied at pin no. 5 (modulating i/p).
- This current can also be changed by changing the external timing resistor  $R_T$ .
- The potential difference between pins (5) & (6) is almost zero. That means these pins are equipotential.
- Therefore if we increase the modulating voltage  $V_c$  at pin. No. 5, then the voltage at pin no. 6 will increase with the same amount. This reduces the voltage drop across  $R_T$  & reduces the charging current
- The voltage across capacitor is thus a triangular wave. This triangular wave is applied to Buffer A.
- The Buffer avoids any possible loading of the Capacitor. The Buffer o/p is taken out at pin no (4) as a triangular wave o/p.
- The Buffer is also applied to a Schmitt trigger  $A_2$  which converts triangular wave into a square Waveform.
- Resistors  $R_a$  &  $R_b$  provides upper & lower trigger voltages. These square wave is inverted by inverter  $A_3$  & made available at pin no. 3. The o/p waveforms are as shown below,



Output Waveform Of VCO IC566


- The expression for o/p frequency is given by,

$$f_0 = \frac{2(V_{cc} - V_c)}{R_T C_T V_{cc}}$$

**Q.6(d) Write short note on Monostable Multi-vibrator Using IC555.**

05

Ans.:

**Interval (0 to  $t_1$ )**

- In this interval, trigger i/p is held high at  $+V_{CC}$ . The R.S. flip flop is initially set.  $\therefore$  Transistor  $T_1$  is conducting & acts as a closed switch.
- As the external capacitor  $C_1$  is connected across  $T_1$ , it is bypassed & cannot charge & the voltage  $V_c = 0$ .
- Therefore o/p voltage is 0 volts & flip flop is in "SET MODE".

**Interval ( $t_1$  to  $t_2$ )**

- At instant  $t = t_2$ ,  $-ve$  going pulse is applied at the trigger i/p (pin no. 2).
- As soon as trigger i/p voltage goes below  $\frac{1}{3}V_{CC}$ , the o/p of lower comparator goes high.
- This will reset SR flip flop, Q will become low &  $\bar{Q}$  will be high. This  $T_1$  will be turned OFF & o/p becomes high.
- As  $T_1$  is OFF, the capacitor C starts charging through the resistor  $R_A$  in an exponential manner.
- The o/p will remain high from  $t_1$  to  $t_2$ . This period is called as ON Time or  $T_{ON}$ .



**Interval ( $t = t_2$ )**

- At instant  $t = t_2$ , Voltage on caps  $V_c = 2/3 V_{cc}$ . As soon as  $V_{tg}$  tries to cross  $2/3 V_{cc}$ , the o/p of upper comparator will become high, This will set SR FlipFlop, So its o/p becomes high &  $\bar{Q}$  becomes low.
- Hence o/p  $v_{tg}$   $V_0$  becomes low,  $T_1$  is turned ON.
- The Capacitor will discharge immediately through  $T_1$
- The o/p voltage remains low, till the next trigger pulse is applied. The low state of o/p is a stable state.

$$T_{ON} = 1.1 R_A \cdot C$$

